CHiPES HOME > RESEARCH AND DEVELOPMENT >


Algorithms to Architectures

Computer Arithmetic & Security

Embedded Signal Processing

Embedded Software

Human Computer Interaction

Reconfigurable Computing

Vision Enabled Sensing

Design Methodologies Group

Members:

Thambipillai Srikanthan (Prof, SCE)

Chang Chip Hong (Assoc Prof, EEE)

Douglas L. Maskell (Assoc Prof, SCE)
Wu Jigang (Research Fellow)
Lam Siew Kei (Research Associate)
Santanu Kumar Dash (Project Officer)
Satzoda Ravi Kumar (Project Officer)
Deng Yun (Project Officer)
Liao Xiongfei (PhD)
Mathias Faust (PhD)
Alok Prakash (PhD)
Amit Kumar Singh (PhD)
Sinha Sharad (PhD)

Projects:

Project Member / Contact Persons:
ASIC Flow Ravi / Prof T. Srikanthan
Algorithms for Hardware/Software Partitioning and Scheduling Wu Jigang / Prof T. Srikanthan
Algorithms and Fault-Tolerant Techniques For Re-configurable Embedded Accelerators Wu Jigang / Prof T. Srikanthan
Soft-core Processor Enabled Design Space Exploration Santanu / Prof T. Srikanthan
Constraint-Aware Mapping of Applications to Multiprocessor Platforms on Chip Liao Xiongfei / Prof T. Srikanthan
Rapid Area-Time estimation of C-based application for Hardware/Software Partitioning and Design Exploration Lieu My Chuong & Lam Siew Kei / Prof T. Srikanthan
Profile Driven Schemes for Power Sensitive Cache Hierarchy Santanu / Prof T. Srikanthan
Polymorphic Architectures for instruction Set Customization Lam Siew Kei / Prof T. Srikanthan
Design methodologies for constrained driven application-specific digital signal processing Mathias Faust/ Assoc Prof Chang Chip Hong
Design Framework for Runtime Configuration of CSOC Alok / Prof T. Srikanthan
Incorporating Re-configurable Techniques into Multiprocessor-System-on-Chip (MPSoC) Amit Kumar / Prof T. Srikanthan
Simulation Platform for Dynamic Instruction Set Customization Deng Yun / Prof T. Srikanthan
Constraint Aware Synthesis of Embedded Applications on Reconfigurable Platforms Sharad / Prof T. Srikanthan
 
Downloads | Contact Us